Abstract-This paper presents a design of on-chip voltage generator for applications in battery-less low voltage transceiver. The supply voltage for this on-chip voltage generator is obtained from mutual inductive coupling through radio frequency (RF) electromagnetic field which is able to generate 150mV peak voltage. This on-chip voltage generator is used to generate a supply voltage for a low voltage low power transceiver. Simulation results showed that it is able to give a constant voltage of 1.8V with 30μA of current from an input of 150mV peak voltage. This chip is realized using a CMOS 0.18μm process.
INTRODUCTION
A transceiver, which is a chip that allows data to be transmitted and received, is often found in almost all wireless communication devices such as mobile phones, wireless local area networks and radio frequency identification devices. With the rapid development in wireless technology, many new applications are being realized by implementing wireless solutions. While most transceivers operate using power supplied by a battery, there are increasing usages of this technology in embedded devices such as smart cards, wireless sensor networks and telemetry body-implanted devices. In these applications, it may not be practical to have the device operate on a battery. Hence, an on chip voltage generator becomes an important block in a design of low voltage transceivers for embedded devices.
An on-chip voltage generator (OCVG) is a circuitry that generates a supply voltage to power the transceiver chip. The concept of an on-chip voltage generator was introduced in the design of large scale integrated memory chips such as DRAMs and Flash memories [1] . The advancements in low voltage transceiver design have generated interest in on-chip voltage generators for wireless transceivers. A low power low voltage RF CMOS transceiver operational at 2.4GHz was developed and simulation results have shown that the transceiver is able to operate at 1.8V supply and has a power consumption of less than 10mW [2] .
An important element of an on-chip voltage generator is the input power supply. To implement an on-chip voltage generator in a battery-less transceiver, a means of power harvesting have to be incorporated into the design. One promising method of power harvesting is to use the RF electromagnetic energy generated by mutual inductive coupling [3] . The principle of this technique is similar to those behind the passive radio frequency identification (RFID) technology [4] .
The objective of this paper is to present a design of an onchip voltage generator to generate a supply voltage (V DD ) of 1.8V. The overview of this chip architecture is described in Section II. Section III through Section VI describes in detail the building blocks of this chip. The simulation results are presented in Section VII and conclusion in Section VIII. All simulation were done using PSPICE circuit simulator and BSIM3 (LEVEL 14) CMOS 0.18μm models.
II. SYSTEM ARCHITECTURE Figure 1 shows the block diagram of the proposed onchip voltage generator.
The antenna is made up of an inductive coil that will be energized by a reader or interrogator device. The energized coil will produce an AC voltage that will be fed into the rectifier block. The rectifier circuit converts the AC voltage into a DC voltage. The charge pump circuitry will increase the DC voltage level to 1.8V. The clock signal required in the charge pump operation can be generated using a ring oscillator. The voltage regulator functions to provide a steady output voltage and current. The supply voltage for the circuit blocks to operate is initially supplied by a charged capacitor which is able to provide 1.8V over a period of 1ms until the output voltage V DD stabilizes, after which the chip will be supplied by the V DD itself. III. PRECISION DIODE In wireless without battery the first stage of OCVG is rectifier block, which converts inductively coupled RF signal into a DC voltage to power the rest of the transceiver. An essential consideration in the design of this circuit is to operate the OCVG with a minimum input power supply, which is around the threshold voltage of MOS transistor [5] .
It is not possible to use normal rectifier with an input voltage of few hundred millvolts because the input to rectifier must be higher than threshold voltage. A Discrete Shottky Diode charge pump rectifier is able to operate with an input voltage of 0.5V [5] . However, most standard CMOS processes do not support integration of Shottky Diode. We have used a precision rectifier circuit shown in Figure 2 to meet our needs [6] .
The op-amps and diodes are combined to implement precision rectifier circuit to rectify signal up to 0.1V. The opamp used in this rectifier design is the basic two-stage opamp, which uses a supply voltage of ± 900 mV. This circuit has been simulated with input voltage VRF of 150mV peak at 4MHz with 10kΩ load. The simulation result is shown in Figure 3 . A smoothing capacitor is added to the output to obtain a steady DC output. The result shows that this circuit is able to rectify a small AC voltage with a minimal drop of 20 mV.
IV. CHARGE PUMPS
Charge pumps are circuits that generate a voltage larger than the supply which they operate on. The charges from the supply are pump upwards from one stage to the next. Most charge pumps are based on the Dickson charge pump [7] . Early charge pumps suffer from problems such reduced pumping gain and reverse charge leakage [8] . In order for the charge pump to be operational with a low input supply voltage, a charge pump with a good pumping gain is chosen. The New Charge Pump 2 (NCP-2) proposed in [8] has been used in our design. The NCP-2 uses a pair of pass transistors, MN's and MP's at each stage to dynamically control the inputs for the CTS's. This cause the CTS's to turn off completely when required and can also be easily turned on by the backward control. The schematic of the six-stages NCP-2 is shown in Figure 4 . The input to the charge pump is supplied by the output of the rectifier, V rect . The charges are pumped from node 1 to node 6. The pumping is controlled by the charge transfer switches MS1 to MS6. These charge transfer switches are controlled dynamically by the pass transistors MN1 to MN6 and MP1 to MP6. The pumping sequence is synchronized by the clock frequency. The pumping gain is determined by the amplitude of the clock signal and also the capacitance of the pumping capacitor. The voltage pumping gain per stage is given as [8] 
The output capacitor, C_out and output resistor, R_out functions to store the charges and supply current to the voltage regulator. The value of the load capacitance is crucial in determining the amount of current that it is able to supply to the voltage regulator. Simulation using pumping capacitance of 30pF, load capacitance of 50nF, clock frequency of 7.22 MHz and clock amplitude of 1.8V yield the results shown in Figure 5 . The simulation result shows that with an input of 150mV, the charge pump is able to produce a steady output of 2.1V. Further simulations have shown that by increasing the pumping capacitance, a higher output voltage can be obtained.
V. RING OSCILLATOR
To generate the clock signal for the chare pump operation, a simple self-starting ring oscillator is used. It consists of an odd number of inverters as shown in Figure 6 with positive feedback to form a closed loop. Assuming the identical inverters with equal rise and fall time, the oscillation frequency is given by
where n is the number of stages, and t PHL and t PLH are rise and fall time respectively. The initial voltage supply for the ring oscillator is supplied by a charged capacitor until the regulated output voltage, V DD stabilizes and is fed back through some circuitry to power the ring oscillator. Figure 7 shows the relationship between the numbers of stages with the oscillating frequency at different loads. The load capacitance increases the time delay and hence reduces the oscillation frequency. Increasing the number of stages will also reduce the frequency. 
VI. VOLTAGE REGULATOR
The voltage generated from the charge pump is strongly dependant on the RF signal strength received by the antenna, the number of charge pump stages, the value of the output capacitance of the charge pump and the values of the load capacitance and resistance. We need a voltage regulator to obtain a steady output of 1.8V. This is shown in Figure 8 [9] . It consists of a two stage amplifier made up of an operational transconductance amplifier (OTA) as the first stage and a PMOS common source amplifier as the output stage. A fraction of the output voltage is fed back into the OTA is compared with reference voltage. The amount of current that flows from the supply to the output can then be stabilized to maintain a regulated voltage of 1.8V. Feedback capacitor C c provides frequency compensation to amplifier.
The supply voltage used in the regulator circuitry is from the rectified voltage and charged-pumped up to a level of approximately 1.9V-2.1V. Figure 9 shows the biasing circuitry [9] used in voltage regulator while Figure 10 shows the voltage reference circuit [3] . Simulation results show that these circuits are able to provide a stable bias voltage and reference voltage respectively and are independent of the supply voltage. Simulation shows that the voltage regulator is capable of supplying 1.8V regulated voltage and up to 1.8mA of current. VII. SIMULATION Figure 11 shows the simulation results using PSPICE circuit simulator when all the circuit blocks are connected as in Figure 1 . We have used a load resistance of 60kΩ. It takes approximately 1.4 ms to settle to a steady state value of 1.8 V. In order to provide enough current to the voltage regulator, the load capacitance of the charge pump has been set to 100 nF. The settling time will increase if the charge capacitance is increased. It is important to note that the initial start up power is supplied by a charged capacitor. The charged capacitor is assumed to be able to supply a steady 1.8V to the system until the regulated output voltage stabilizes and is fed back to power the ring oscillator and precision rectifier circuits. The feedback circuit is not covered in this paper.
VIII. CONCLUSION
An on-chip voltage generator for use in low voltage transceiver design for battery-less operation in embedded devices has been successfully designed and simulated. Simulation results showed that the voltage generator is able to generate a steady output voltage of 1.8V and a current of 30μA. An important characteristic of this on-chip voltage generator is that this design works with a low input voltage of up to 150 mV as compared to other designs which needed an input voltage typically greater than the threshold voltage of the MOSFETs. 
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